Abstract: FPGA has found an increasingly wide utilization in automatic train control (ATC) equipment used in highspeed rail systems, which is potentially sensitive to radiation. How the space radiation caused by Geomagnetic storm affects FPGA devices was analyzed. This paper investigated the FPGA fault-tolerance techniques used nowadays and presented a new mitigation technique against upsets, duplication with comparison combined with time redundancy. A comparison between the main characteristics of several implemented versions of the case circuit was reported. The results show that the minimum partitioning dual modular redundancy design, with the upset detector and voter circuit no radiation-hardened, has 12.3% sensitive areas. If the upset detector and voter circuit is tripled, the radiation sensitive areas will be 0%. This methodology may not only reduce area and pin counts and consequently power dissipation in the I/O pads, the main drawbacks of the triple modular redundancy (TMR) approach, but also look interesting to mitigate the radiation effect produced by geomagnetic storm.
INTRODUCTION
In recent years, with the rapid development of high-speed rail construction, China is enjoying the fastest and the longest high-speed railway operation in the world. The maximum speed of the high-speed trains in China has reached 350 km/h, so it requires blocking section to be at least 6-8 km long if we continue to use the ordinary automatic blocking (e.g. red light signs blocking, green light signs running). Therefore, ATC system is demanded and drivers control a train according to the display of on-board signal without block signal on the ground. When the train speeding, the auto brake can help automatically control the train's interval and speed, improve transport efficiency and ensure driving safety. The ATC equipment mainly consists of two parts: ground equipment and on-board equipment, as shown in Fig.  (1) .
As a consequence, FPGAs are increasingly demanded by high-speed rail ATC system because of their high flexibility in achieving multiple requirements such as high performance, low NRE (Non-Recurring Engineering) cost and fast turnaround time [1, 2] .
A high density FPGA device of Altera Cyclone II series ---EP2C8Q208I8 was used to complement equally accurate measurement of frequency signal and equally accurate acquisition and processing in locomotive speed sensor [3] . The HDLC protocol and RS485 protocol communication gateways based on FPGA were designed to solve the network problem caused by the brake control unit of CRH2 EMUs (electric multiple unit) [4] . A high performance digital control system, which took DSP + FPGA as the core control, was designed to improve dynamic response speed and steady precision of the regenerate braking energy-absorb device [5] . FPGA has found an increasingly wide utilization in ATC equipment used in high-speed rail systems. Not only many key technical problems have been solved, but also the ATC system's rapid popularization and adoption were promoted.
What leads to Geomagnetic storm is explosive solar activity. When the sun flares and ejections coronal mass, a large amount of X-ray, ultraviolet, visible and high-energy proton and the electron beam will be sprayed [6] . The plasma with a large amount of energy, formed by charged particles (protons and electrons), will travel through outer space at the speed of 300 km/s to 1000 km/s. If these particles strike the FPGA chips in ATC equipment, it may produce Single Event Effect (SEE). As a potentially consequence, it will cause information to be lost and function to be failed, which seriously threaten the safe operation of the high-speed rail. Consequently, it is necessary to study Geomagnetic storm's fault-tolerant technique of high-speed rail ATC system.
GEOMAGNETIC STORM RADIATION IMPACT ANALYSIS OF FPGA
Geomagnetic storm may not only interfere with shortwave radio communications and all kinds of magnetic measurements, but also disturb electrical and magnetic equipment to the normal operation. In 1940, America, the first country linking Geomagnetic storm to power system, found Geomagnetic induced current (GIC) triggered by Geomagnetic storm may cause a host of harmful effects in power system operation [7] [8] [9] . In recent years, Geomagnetic storm's influences on railway electric equipment, track circuit and communication signals system also have begun drawing people's attention [10] .
When Geomagnetic storm occurs, Earth's magnetic field will capture a large number of charged particles (protons and electrons) and small amounts of space radiation particles such as alpha particles. SEE can have a destructive or transient effect, according to the amount of energy deposited by the charged particles and the location of the strike in the device. The main consequences of the transient effect, also called Single Event Upset (SEU), are bit flips in the memory elements.
Single particle's flip rate is used to describe the SEU indicators, which is the probability of upsets occur in devices every day every bit. The general formula to calculate this probability is
When a particle strikes the device sensitive zone, it will cause elastic and inelastic collisions with the electrons in the device, and this incident particle will lose its energy at this time. The particle energy loss per unit distance is indicated by the LET (Linear Energy Transfer). Depositional energy occurred on the track of particle will produce many electronic-hole pairs and form a dense ionization track, as shown in Fig. (2a) . For silicon, the production of an electronic-hole pair needs deposited energy of 3.6 eV , while silicon oxide needs 18 eV energy. Under the actions of inside and outside electric field and diffusion, these electronic-hole pairs will move to electrode and then be collected. If the number of the collected charges is greater than the critical value for a device to flip, the device will reverse it.
The principle of SEU for protons is slightly different. Because the proton's LET is not big enough, electronic-hole pairs will be produced on the track directly, and then collected by electrode. Generally these collected charges could not reach the critical value for circuits to flip. The main way to make circuits flip is through a recoil react with nucleus, as illustrated in Fig. (2b) . Due to the recoil carrying great LET, it can deposit enough energy on the track to produce enough electronic-hole pairs, which then be collected by electrode and make the circuits flip.
If the channel length of a transistor in the storage unit is less than 0.25 m µ and the channel length of a transistor in combinational circuits is less than 0.13 m µ , flip is likely to produce in the high radiation environment and even atmospheric environment. Now the integrated circuit manufacturing process is 90 nm or more smaller size of the CMOS (Complementary Metal Oxide Semiconductor) process.
SEU has a peculiar effect in FPGAs when a particle hits the user's combinational logic. In an ASIC (Application Specific Integrated Circuit), the effect of a particle hitting either the combinational or the sequential logic is transient; and the only variation is the time duration of the fault. On the other hand, in a SRAM-based FPGA, an upset in the LUT (Lookup Table) memory cell modifies the implemented combinational logic. It has a permanent effect and it can only be corrected at the next load of the configuration bit stream. An upset in the routing can connect or disconnect a wire in the matrix, see Fig. (3) . It has also a permanent effect and its effect can be mapped to an open or a short circuit in the combinational logic implemented by the FPGA.
When SEUs occur, many key FPGA application field, including space missions, satellites, high energy physics experiments, nuclear power, and high speed railway, etc., are increasingly using the fault-tolerant technology to ensure the proper operation of the integrated circuit system.
RESEARCH ON SEU MITIGATION TECHNIQUES FOR FPGA
Several SEU mitigation techniques have been proposed in the last few years in order to avoid faults in digital circuits, including those implemented in programmable logic. They can be classified as: fabrication process-based techniques, design-based techniques, and recovery techniques (applied to programmable logic only); and they mainly focus on space applications. Reference [11] presented a SEU mitigation technique for FPGAs utilized in nuclear power plant digital instrumentation and control. High speed rail system also has high reliability requirements, but research literatures on SEU mitigation techniques applied in this field have not been reported.
Design-based SEU mitigation techniques Range from the system level to circuit level technology, and mainly including logic redundancy methods based on TMR and EDAC (Error Detection and Correction). Each technique has some advantages and drawbacks, and there is always a compromise between area, performance, power dissipation and fault tolerance efficiency. At present, a SEU mitigation technique with the highest reliability and most mature development is the TMR [12] .
The TMR mitigation scheme uses three identical logic circuits performing the same task in parallel with corresponding outputs being compared through majority voters, as shown in Fig. (4) .
The majority voter schematic and the truth table are shown in Fig. (5) . Majority voter's Boolean expression can be described as: However, the TMR technique comes with some penalties because of its full hardware redundancy, such as area, I/O pad limitations and power dissipation. Although these overheads and limitations could be reduced by using some architectural SEU mitigation solutions such as hardened memory cells, EDAC techniques and standard TMR with single voter, these solutions are very costly, because they require modifications to the matrix architecture of the FPGA. In the next section, we present a technique based on duplication with comparison combined with time redundancy. The robustness of this technique is evaluated by a test circuit and the result shows that it may reduce area and pin count and consequently power dissipation in the I/O pads.
NEW FAULT-TOLERANCE TECHNIQUES TO PREVENT GEOMAGNETIC STORM'S EFFECTS

Design and Verification of the Test Circuit
Test circuit, as shown in Fig. (6 Fig. (4) . TMR scheme. The multiplier modules are directly called the custom macro module from Quartus II software, and the comparator and adder modules are both descripted by VHDL (VHSIC Hardware Description Language). An example of an adder circuit in VHDL code is presented in Fig. (7) .
After logic synthesis and verification, we get the simulation waveform, as shown in Fig. (8) . Inputs A and B are both 3-bit binary number; outputs 1 X and 2 X are respectively Fig. (9) shows such a maximum partitioning DMR (Dual Modular Redundancy) design for the test circuit, where each multiplier, each adder and the comparators are duplicated and followed by a single upset detector and voter circuit called 'DnV'. There are 9 'DnV' circuits and they are all sensitive to SEU because they are not triplicated.
Research on Duplication with Comparison Combined with Time Redundancy
The 1-bit upset detector and voter circuit is illustrated in Fig. (10) . Signals D 0 and D 1 come from the outputs of the front two double backup modules. Using four auxiliary Dlatches, they latch the outputs of each double backup module and the delayed outputs, respectively. The comparator is used to identify whether there is a fault and fault type.
We can also consider the test circuit, as shown in Fig.  (6) , as a whole to double backup, then only one 'DnV' circuit needed here. Such a minimum partitioning DMR design is shown in Fig. (11) . In order to ensure the 'DnV' circuit has higher ability to mitigate SEU, we can triple it as shown in the dashed part in Fig. (11) . The Quartus II software is adopted to realize the above each circuit, and the area, pin number and other resource utilization, etc are compared and the results are shown in Table 1 .
STD ---standard design with no SEU protection; number of I/O pads utilized only occupies 208% of the standard design, instead of 300% as in the TMR approach. In the 3 DMR design, 'DnV' circuits occupy more areas, which are 404% of the standard design; and additional 3-levels 'DnV' circuits increase the length of the path. The area occupied by DMR designs is also less than TMR designs. That is to say, the number of I/O pads and areas available in the DMR approach, as opposed to the TMR approach, is increased.
In Table 1 , R is the ratio of SEU sensitive area to the whole area occupied by the design, where SEU sensitive area, ξ , is the 'DnV' circuits without any protect. The ratio R can be calculated from 
where, δ ---the whole area occupied by the design;
η ---the area occupied by the standard design.
Thus, for the 1 DMR design, we can calculate:
(1 2 / 2.28) 100% 12.3% R = − × =
For the 3 DMR design, we get:
(1 2 / 4.04) 100% 50.5% R = − × =
The sensitive area of the 2 DMR design fall to 0 %, i.e., is completely immunity to SEU. 
